Date of this Version
An architectural overview of an image sensor with general spatial processing capabilities on the focal plane is presented. The system has been fabricated on two separate tiers, implemented on silicon-on-insulator technology with vertical interconnect capabilities. One tier is dedicated to imaging, where photosensitivity and pixel fill have been optimized. The subsequent layers contain noise suppression and digitally controlled analog processing elements, where general spatial filtering is computed. The digitally controlled aspect of the processing unit allows generic receptive fields to be computed on read out. The image is convolved with four receptive fields in parallel. The chip provides parallel readout of the filtered results and the intensity image.
3-D technology, focal plane imager
Gruev, Viktor; Van der Spiegel, Jan; Philipp, Ralf M.; and Etienne-Cummings, Ralph, "Image Sensor with General Spatial Processing in a 3D Integrated Circuit Technology" (2006). Departmental Papers (ESE). Paper 249.
Date Posted: 27 June 2007
This document has been peer reviewed.