



July 2004

A burst-mode word-serial address-event link--II: receiver design

Kwabena A. Boahen

University of Pennsylvania, boahen@seas.upenn.edu

Follow this and additional works at: http://repository.upenn.edu/be_papers

Recommended Citation

Boahen, K. A. (2004). A burst-mode word-serial address-event link--II: receiver design. Retrieved from http://repository.upenn.edu/be_papers/4

Copyright 2004 IEEE. Reprinted from *IEEE Transactions on Circuits and Systems--I: Regular Papers*, Volume 51, Issue 7, July 2004, pages 1281-1291.
Publisher URL: <http://ieeexplore.ieee.org/xpl/tocresult.jsp?isNumber=29094&puNumber=8919>

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

This paper is posted at Scholarly Commons. http://repository.upenn.edu/be_papers/4
For more information, please contact libraryrepository@pobox.upenn.edu.

A burst-mode word-serial address-event link--II: receiver design

Abstract

We present a receiver for a scalable multiple-access inter-chip link that communicates binary activity between two-dimensional arrays fabricated in deep submicron CMOS. Recipients are identified by row and column addresses but these addresses are not communicated simultaneously. The row address is followed sequentially by a column address for each active cell in that row; this cuts pad count in half without sacrificing communication capacity. Column addresses are decoded as they are received but cells are not written individually. An entire burst is written to a row in parallel; this increases communication capacity with integration density. Rows are written one by one but bursts are not processed one at a time. The next burst is decoded while the last one is being written; this increases capacity further. We synthesized an asynchronous implementation by performing a series of program decompositions, starting from a high-level description. Links using this design have been implemented successfully in three generations of submicron CMOS technology.

Keywords

asynchronous logic synthesis, event-driven communication, neuromorphic systems, pipelining, pixel-level quantization, serial-to-parallel conversion

Comments

Copyright 2004 IEEE. Reprinted from *IEEE Transactions on Circuits and Systems--I: Regular Papers*, Volume 51, Issue 7, July 2004, pages 1281-1291.

Publisher URL: <http://ieeexplore.ieee.org/xpl/tocresult.jsp?isNumber=29094&puNumber=8919>

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

A Burst-Mode Word-Serial Address-Event Link—II: Receiver Design

Kwabena A. Boahen

Abstract—We present a receiver for a scalable multiple-access inter-chip link that communicates binary activity between two-dimensional arrays fabricated in deep submicron CMOS. Recipients are identified by row and column addresses but these addresses are not communicated simultaneously. The row address is followed sequentially by a column address for each active cell in that row; this cuts pad count in half without sacrificing communication capacity. Column addresses are decoded as they are received but cells are not written individually. An entire burst is written to a row in parallel; this increases communication capacity with integration density. Rows are written one by one but bursts are not processed one at a time. The next burst is decoded while the last one is being written; this increases capacity further. We synthesized an asynchronous implementation by performing a series of program decompositions, starting from a high-level description. Links using this design have been implemented successfully in three generations of submicron CMOS technology.

Index Terms—Asynchronous logic synthesis, event-driven communication, neuromorphic systems, pipelining, pixel-level quantization, serial-to-parallel conversion.

I. SCALING TWO-DIMENSIONAL ARRAYS

EVENT-DRIVEN demultiplexers are used to deliver binary signals to arrays of parallel-processing cells. Traditionally, clock-driven demultiplexers were used for this purpose. However, updating each and every cell regularly is wasteful if activity is sparse, either in time or in space. In that case, it is more efficient to update a cell only when its input changes, which may be accomplished simply by delivering the cell's address to the array. A decoder then selects the cell and either toggles its input (level coded) or drives the input high briefly (pulse coded). This **address-event** representation has been used to communicate pulse-coded outputs of silicon retinæ [1]–[4] and cochleas [5], to drive arrays of silicon neurons [1], [2], [6], [7], and to interface these neuromorphic chips with computers [5]. Interest in event-driven multiplexer-demultiplexer links is increasing, driven by the trend toward quantizing signals inside the array (e.g., active pixel sensors [8]–[10] and pulse-coded neural networks [11], [12]).

We recently developed an event-driven multiplexer that boosts capacity by reading an entire row of cells in parallel [13]. As feature sizes shrink, it takes longer to cycle the row

and column lines because faster logic (minimum-sized inverter chain) is neutralized by larger load (cells per row or column). This bottleneck limits prior multiplexer designs, where a single active cell is read at a time [11], [14]–[16]. We broke the bottleneck by exploiting parallelism—reading an entire row simultaneously. Communication capacity is not compromised when we serially encode the addresses of active cells in that row because we use devices much larger than those in the array. As communication capacity is boosted without sizing up devices inside the array, our multiplexer design can exploit the high integration densities deep submicron processes offer.

In this paper, we describe a complementary event-driven demultiplexer that writes an entire row of cells in parallel. Prior demultiplexer designs write a single cell at a time [1], [2], similar to prior multiplexer designs. Hence, they also face a bottleneck. Our new demultiplexer design provides a scalable solution when paired with our recently developed multiplexer design to form a parallel read–write link. The increase in parallelism as the array gets denser enables the communication capacity to keep increasing, despite the fact that faster logic is neutralized by larger load. Our demultiplexer requires large devices only in the periphery, where serial-to-parallel conversion occurs. The entire parallel read–write link is implemented asynchronously—the same approach adopted by prior link designs—to facilitate its use in large heterogeneous multichip systems.

Similar to prior designs, our event-driven multiplexer-demultiplexer link provides *virtual* connectivity between cells in the same array or in different arrays, which need not be on the same chip. That is, the multiplexer, or transmitter, uses an encoder to generate an address that uniquely identifies an event's place of origin. Conversely, the demultiplexer, or receiver, uses a decoder to recreate the event at the destination [1], [5], [14]. These virtual wires can be rerouted by using a look-up table to translate an incoming address into one or more outgoing addresses [7], [17], [18]. Events may be fanned out to multiple receivers by using splits and merges [6], or with a shared bus [18], [19]. Thus, in addition to providing point-to-point communication for parallel distributed processing in multi-chip systems, the single-transmitter-single-receiver address-event link described here can serve a wide variety of purposes when augmented appropriately.

However, unlike prior designs, our event-driven multiplexer-demultiplexer link communicates row and column addresses serially, rather than in parallel. By going serial, we cut the pad count in half—without sacrificing communication capacity. There is no loss in communication capacity because the multiplexer does not retransmit the row address if the next event is from the same row. These events are communicated in a burst:

Manuscript received January 3, 2002; revised November 2002. This work was supported in part by the Whitaker Foundation and in part by the National Science Foundation's LIS/KDI and CAREER programs under Grant ECS98-74463 and Grant ECS00-93851. This paper was recommended by Associate Editor G. Cauwenberghs.

The author is with the Department of Bioengineering, University of Pennsylvania, Philadelphia, PA 19104-6392 USA (e-mail: boahen@seas.upenn.edu).

Digital Object Identifier 10.1109/TCSI.2004.830702




Fig. 1. Receiver architecture: a two-way demultiplexer (U) directs row addresses to one latch (D) and column addresses to another (E). When the burst ends, the row's address and its decoded column addresses (P) are written to a second set of latches (E' and M). As the row address is decoded and the column data is written to that row (R), the next burst is received and its column addresses are decoded.

the row address, a column address for each active cell, and a termination signal. It is obvious which events are from the same row since an entire row of cells is read out in parallel. Thus, parallel readout makes it possible to eliminate redundant row addresses and thereby communicate addresses serially without sacrificing capacity.

The paper is divided into four sections. In Section II, we present a high-level specification for the receiver, and decompose it into a hierarchy of concurrent processes. In Section III, we present the final handshaking sequences and the resulting asynchronous logic circuits; intermediate synthesis steps can be found in the Appendix. Section IV concludes the paper. A parallel-read burst-mode transmitter and analysis and test results are presented in companion papers [13], [20].

II. RECEIVER DESIGN

Our goal is to optimize the address-event receiver's row-column architecture in three ways. For an n -cell array, the following hold.

- 1) Multiplexing row and column addresses cuts pad count in half.
- 2) Pipelining serial-to-parallel conversion increases communication capacity.
- 3) Writing a row's events in parallel boosts communication capacity by up to \sqrt{n} .

As alluded to in Section I, we realize Optimization 1 by eliminating redundant row addresses, thus the drop in (peak) capacity is only 1 in $\sqrt{n} + 1$. We realize Optimization 2 by decoding the new row's column addresses even while we are writing the previous row's events into the array. Finally, we realize Optimization 3 by writing up to \sqrt{n} events in parallel assuming a square array.

A preview of the receiver architecture we developed is shown in Fig. 1. In this section, we derive programs that describe the behavior of each of these blocks by following a synthesis methodology for asynchronous digital VLSI systems developed by Martin [21] (tutorial examples are provided in [22]). His methodology involves applying a series of program




Fig. 2. Receiver specification: the receiver inputs an a -bit address on port A and communicates on the corresponding one of its n dataless ports P_j .

transformations, starting from a high-level specification. As each step preserves the logic of the original program, the resulting circuit is correct by induction. Thus, it is unnecessary to deduce how these processes behave when executed in parallel, which is extremely difficult. After decomposing the receiver specification into a set of concurrent programs, we compile these one-line programs into hardware in Section III.

A. High-Level Specification

We start by writing a high-level specification in the concurrent hardware processes (CHP) language, a hardware description language for asynchronous systems [21]. In CHP, logic circuits "execute" concurrent programs, for example

$$\text{RLY}(n) \equiv * [A?x; B!x; C; \dots].$$

The program or **process** is named RLY and its argument is named n ; process and argument names are always set in upper and lower case sans-serif font, respectively. As we are describing hardware here, you should think of $\text{RLY}(n)$ as a call to a silicon compiler that lays out a circuit with, for instance, an n -bit-wide datapath. $*[\dots]$ denotes infinite **repetition**; this demarcates the body of the program. Semicolons (;) denote **sequential** execution. $A?x$ **inputs** data from a **port** named A and stores it in a local **variable** named x ; port and variable names are always set in italicized upper and lower case roman font, respectively. Similarly, $B!x$ **outputs** the data stored in x on port B . C is a **dataless** communication on port C ; its only effect is to synchronize the two processes whose ports are connected together. That is, this process waits until the other one gets to the corresponding point in its program, or vice versa. In the text, we will write "port C " to distinguish the port itself from a communication performed on that port, which we write simply as " C ." There is no such ambiguity in the code, as only communications can appear in the body of the program.

A high-level block diagram of the address-event receiver is shown in Fig. 2. We use **selection**, $[G_1 \rightarrow S_1][G_2 \rightarrow S_2] \dots [G_n \rightarrow S_n]$, to choose the recipient. This program construct picks a guard G_j that is true and executes the corresponding program segment S_j .¹ In our case, the guard is a single bit of d , an n -bit word obtained by decoding an a -bit address received on port A , the receiver's input, where $a = \log_2(n)$. And the program segment communicates on one of the receiver's n dataless ports, P_j , to signal the occurrence of an event. Thus, we have

$$\text{AERV}(n) \equiv * [d := \text{dec}(A?); [d.1 \rightarrow P_1][d.2 \rightarrow P_2] \dots [d.n \rightarrow P_n]]$$

where $d.j$ is the j th bit of d , which is assigned ($:=$) the value returned by calling $\text{dec}(\cdot)$ with the address read from port A .

¹If all the guards are false, it waits for one to become true; they must be mutually exclusive.




Fig. 3. Row-column organization. (a) The k th column communicates with all the rows (ROW_l) as well as the column decoder ($deCC$). (b) The l th row communicates with the row decoder ($decr$) and all the columns ($colk$). It services event recipients $xl + 1$ through $x(l + 1)$ with its P_k ports.

This function converts a binary code (a-bit) into a one-hot one (n-bit).

Alternatively, the receiver process may be described succinctly using CHP's **replication** construct: $\langle \diamond j : 1 \dots n : S_j \rangle \equiv S_1 \diamond S_2 \diamond \dots \diamond S_n$, where each S_j is a program-segment and \diamond is any operator that can be concatenated. As the selection operator (\parallel) can be concatenated, we have

$$AERV(n) \equiv * [d := dec(A?); [\parallel j : 1 \dots n : d.j \rightarrow P_j]] .$$

The next step in the synthesis procedure is to decompose this high-level specification into a hierarchy of concurrent processes. These processes' ports are then connected together by **channels**. We present this connectivity information pictorially. These figures also give the names of **instances** (e.g., $aer : AERV(n)$ specifies an instance of $AERV(n)$ named aer) and their ports' **data types** (e.g., $A!int(8)$ specifies that port A outputs bytes). Ports that are defined neither as input nor output are dataless by default. Port names that appear inside a box are local to that instance; those outside are local to the process within which that instance occurs.

B. Reorganizing Into Rows and Columns

Here, we decompose $AERV(n)$ into separate row, column, and decoder processes, named $ROW(x)$, $COL(y)$, and $DEC(m)$, respectively. These processes are connected as shown in Fig. 3. This decomposition is accomplished through three program transformations. For the first transformation, we reorganize $AERV$'s n dataless ports into y rows and x columns and replace its input, port A , with two inputs, ports A_1 and A_2 , that accept row and column addresses, respectively. We use a 1-in- y decoder to select a row and a 1-in- x decoder to select a cell in that row. Thus, we have

$$AERV(y, x) \equiv * [r := dec(A_1?); c := dec(A_2?); [\parallel l : 1 \dots y : r.l \rightarrow [\parallel k : 1 \dots x : c.k \rightarrow P_{l.k}]]]]$$

where $y \times x = n$ and $l \cdot k = xl + k$. Parallel lines (\parallel) denote **parallel** execution. The decoded addresses are stored in local y -bit and x -bit words named r and c , respectively.

For the second transformation, we implement address decoding in a separate process, $DEC(m)$. This 1-in- m decoder uses a $\log_2(m)$ -bit input, port L , for the address, a local m -bit word

w for the decoded address, and m dataless ports (E_j), for selection. That is

$$DEC(m) \equiv * [w := dec(L?); [\parallel j : 1 \dots m : w.j \rightarrow E_j]] .$$

Two instances of $DEC(m)$, with $m = y$ or x , are used for row and column decoding, respectively.

Having removed the decoders, we are left with a process containing just the array of dataless ports, which we call $ARY(y, x)$. This process uses y dataless ports (R_l) and x dataless ports (C_k) to communicate with the row and column decoders, respectively. It probes these ports to find out which of its rows or columns has been selected. The **probe**, \overline{P}_j , evaluates to true when there is a communication pending on port P_j (i.e., the other process is waiting). Having found the selected row and column, $ARY(y, x)$ communicates on the corresponding dataless port and communicates with the column and row decoders to acknowledge its selection. Thus, we have

$$ARY(y, x) \equiv * [[\parallel l : 1 \dots y : \overline{R}_l \rightarrow [\parallel k : 1 \dots x : \overline{C}_k \rightarrow P_{l.k} \parallel C_k]] \parallel R_l]] .$$

For our third and final transformation, we break up $ARY(y, x)$ into x column processes and y row processes. As shown in Fig. 3, $COL(y)$ communicates with the column decoder using its C port while $ROW(x)$ communicates with the row decoder using its R port; these ports are dataless. $COL(y)$ also performs a column-wide broadcast on its R_l ports, which are connected to the rows' C_k ports. A **broadcast**, denoted by the circle (\circ), waits for at least one recipient to respond.² Thus, programs for the column and row processes read

$$COL(y) \equiv * [C; \langle \circ l : 1 \dots y : R_l \rangle] \\ ROW(x) \equiv * [R; [\langle \parallel k : 1 \dots x : \overline{C}_k \rightarrow P_k \parallel C_k \rangle]; R] .$$

The second R communication is included to prevent the row decoder from selecting another row until the column communication is finished. A second communication must be added to $DEC(m)$ as well to reflect this. With mutual exclusion guaranteed, it is no longer necessary to synchronize the row and column decoders; they can read and decode addresses independently.

This serial-write architecture, where cells are written individually, was first implemented in [1]; it was pipelined by adding latches to the decoder inputs in [23] and [24]. We design a parallel-write version in the next subsection.

C. Writing the Array in Parallel

Here, we modify $COL(y)$ and $ROW(x)$ to write all events destined for the same row in parallel, an innovation introduced in this work. These events are received in a burst, the row address followed by a column address for each active cell [13]. Hence, we must demultiplex the row and column addresses and detect when the burst ends, signaled by a reserved address named ϕ , only then can the parallel write begin. We introduce a process named $DMX(b, x)$ to perform these tasks, where $b = \max(\log_2(x), \log_2(y))$. Predecoded column addresses are

²This construct is not supported by CHP; its use is discouraged as there is no delay-insensitive implementation. The reason is that communication signals sent to inactive recipients are not acknowledged, and therefore, we cannot tell if they have been cleared.




Fig. 7. Three-wire handshake: when ari becomes high, receiver reads the row address $y0 : b$ and raises ao . When $_aci$ becomes low, the receiver reads the column address $x0 : b$ and lowers ao . This column communication is completed by taking $_aci$ high—the address reverts back to $y0 : b$ —followed by ao . After a second column address is received, the burst is terminated by taking ari low, followed again by ao .




Fig. 8. Three-to-four-wire converter [U]. Requests ari and $_aci$ are relayed to the decoders on ro and co , while acknowledges ri and ci are merged onto ao .

Fig. 4(b)]. Thus, we obtained the following reshuffled HSE sequence:

```
# demux (U) #
*[[ari];ro+;[ri];ao+;[~ari];ro-;[~ri];ao-]
  ||*[[aci];co+;[ci];ao-;[~aci];co-;[~ci];ao+].
```

These sequences convert the three-wire handshake into a four-wire one, with separate acknowledges for row and column addresses. The second two-phase communication on port R now signals the end of a burst.

Compiling this HSE into PRS (see Appendix part A) yielded the circuit shown in Fig. 8. When ari becomes high, ro goes high, which prompts ri to become high. Both of the AND gates' inputs are now high, so it drives ao high. Row-address reception is now complete. Column-address reception starts with $_aci$ becoming low. Both of the NOR gates' inputs are now low, so it drives co high, which prompts ci to become high. Hence, the inverter's output goes low, which forces the AND gate's output ao low. Column-address reception is now complete. Now, initial states must be restored. co is cleared once $_aci$ goes back high and ao returns to the high state once ci becomes low. ro is cleared next, once ari swings low, and ao is cleared once ri becomes low.

We do not decode the row address, which is read on the first (two-phase) R communication, until the second R communication occurs (see #demux(U)# above). This delay is realized by the following reshuffled HSE sequence (see Appendix part B), which communicates with the three-to-four-wire converter on its G port (passive) and communicates with the row decoder on its P port (active), as shown in Fig. 6

```
# delay (D) #
*[[gi];go+;[~gi&~pi];po+;[pi];go-;po-].
```




Fig. 9. Row-address delay [D]. Transfers row address from three-to-four-wire converter ($_gi, go$) to row decoder (po, pi), after holding it in a latch (go) till the burst ends.

As required, P does not begin until the second half of G starts, which signals the end of a burst. At this point, all the column addresses have been decoded, and a parallel write may begin as soon as the row address is decoded.

Compiling this HSE into PRS (see Appendix part B) yielded the circuit shown in Fig. 9. Initially, po is low, so go goes high as soon as $_gi$ becomes low. After $_gi$ goes back high, u swings low, since both inputs to the NAND gate are now high. u becoming low will make po go high, provided pi is low. go also strobes the latch that holds the row address (described in Section III-B). The latch becomes opaque when go is high. It does not become transparent again until go goes low, after pi becomes high, which signals that the address has been read. go becoming low also clears po by forcing u high.

DMX's parallel read-write operation ($S!(D?)$) is realized by the following reshuffled HSE sequence, which uses a straight-data representation. Ports S and D are both active; a third port, H , which is passive and dataless, gives the go signal.

```
# transfer #
*[[hi];do+;[di];so+;[si];ho+;
  [~hi];do-;[~di];so-;[~si];ho-].
```

This sequence is implemented by three wires: tie hi to do , di to so , and si to ho . BUS may also be implemented with wires [see Fig. 5(a)]: these connect its passive input (port C) to its active outputs (ports R_i). Thus, the parallel write is realized simply by extending the so lines (one per bit) into the array (x wires in all), connecting them to every row.

The triangular communication that implements the parallel read-write operation is shown in Fig. 6. It is controlled by the delay circuit (D), whose P port drives port H . Thus, column data transfer and row-address decoding are initiated simultaneously. The E block in this figure was inserted to pipeline the decoder; this is described in the next subsection (Section III-B). Ignoring E for the moment, and imagining that li is tied directly to eo and ei to lo , we observe a triangular path connecting the delay circuit (D), the column data latch (M), and the receiving row (R). The receiving row's acknowledge (si), which signals column parallel write as well as row selection (see Section III-C), is fed to a y-input OR gate (part of the decoder) that combines row acknowledges into a single array-level acknowledge (ho).

This completes our implementation of DMX(b, x) as well as BUS(y, x), which we have essentially folded into DMX(b, x).




Fig. 10. Address latch [E]. Interfaces three-to-four-wire converter or row-address delay (li , lni , $\bar{l}o$) with decoder-logic (ent , enf , $\bar{e}i$). The latch is opaque when its control signal (s) is high. Dual-rail encoding is used for data output.

B. Decoding

We now turn our attention to the CHP program for $DEC(m)$ (see Section II-B). In addition to the combinational logic required to implement the binary to one-hot function, $dec(\cdot)$, our decoder design includes a latch, to support pipelined operation, and a bundled-data-to-dual-rail converter, to guarantee delay-insensitive operation. Here we describe the latch and the converter; the combinational logic was described in [22]. There is also an m -input OR gate (mentioned above), built from a tree of two-input ORs, which combines the m acknowledges.

We made the latch's input (port L) passive and its output (port E) active and used the following reshuffled HSE sequence:

```
# pipeline (E) #
*[[ $\bar{e}i$ & $li$ ]; $eo+$ , $lo+$ ; [ $ei$ & $\bar{li}$ ]; $eo-$ , $lo-$ ].
```

This reshuffling allows the decoder to acknowledge receiving the address before it has finished decoding it, thereby increasing throughput [23], [24]. The compiled circuit, called a **C-element** [25], is shown in Fig. 10, which also includes the memory cell. The C-element clears $\bar{l}o$ and sets eo when li and $\bar{e}i$ are both high. Thus, the write is acknowledged and a read is initiated at the same time. It sets $\bar{l}o$ and clears eo when li and $\bar{e}i$ are both low, thus enabling a new write and terminating the old read at the same time.

The latch's memory cell consist of two inverters and a mux, whose select signal s is driven by the C-element. When eo goes high, s is driven high and \bar{s} is driven low. Thus, the latch becomes opaque. It does not become transparent again until eo goes low, which happens after $\bar{e}i$ is lowered, indicating that the address has been decoded.

The data converter consist of two AND gates that combine the control signal (i.e., eo or s) with the stored bit and its comple-

ment. Thus, either ent or enf is forced high depending on the n th bit's value when eo goes high. One or the other of these dual rails is connected to the $\log_2(m)$ -input AND gates that generate the decoder's m (one-hot) outputs, depending on that particular address [22]. Thus, when all $\log_2(m)$ bits are valid, an output will become active. If even just one bit is invalid (i.e., both rails are low), all the outputs will remain inactive.

Previously, we drove the decoding logic with bundled-data instead of dual-rail. That is, we connected one or the other of the memory cell's complementary outputs directly to each $\log_2(m)$ -input-AND gate, which had an extra input driven by the request (i.e., eo) that served as an enable [22]. We abandoned this scheme as we found that delays on this enable line produced glitches, because the $\log_2(m)$ -input AND gates would remain enabled for some time after eo was driven low. Since the latch becomes transparent at this point, new data would propagate straight through and drive the AND gates until the delayed enable was cleared, hence the glitch. Glitching is prevented by using dual rail, which eliminates the extra line and logic level as well.

We use the same pipelined decoder design for both the row and column addresses. For the row decoder, this means that the parallel write is also pipelined, as the C-element's eo signal initiates column data transfer as well as row selection (see Fig. 6). Hence, when the delay circuit passes on the row address at the end of the burst, it will be acknowledged at the same time we begin transferring the data into the array. This simultaneity allows the delay circuit to complete its G communication with the three-to-four-wire converter early (see Section III-A). Hence, the next burst can be received, and its column addresses decoded, even while we are performing the parallel write. The column data latch, which is presented in the next subsection (Section III-C), must be designed to ensure that the old data is not overwritten.

C. Writing

We implement $LTH(x)$ and $ROW(x)$ in this section. $LTH(x)$ must complete each and every C_k communication in its entirety before it has even begun one V communication [see Fig. 4(a)]. This ability for communications on one port to get out of step with communications on another is referred to as **slack**. For instance, in a regular left-right buffer, like that used to pipeline the decoders (see Section III-B), the second phase of the left port's communication starts at the same time as the first phase of the right port's. Thus, a little more than a quarter cycle of slack is provided. For LTH 's cells, a full cycle of slack is required to allow another burst to be read while we are writing the preceding one into the array.

To obtain a full cycle of slack, we implement the LTH cell in two stages called column buffer and data latch, each of which contributes at least half a cycle of slack. We made the port C that column buffer uses to communicate with the decoder passive (see Section II-C). We made the port Q it uses to communicate with data latch active (see Fig. 6). Buffer's reshuffled bit-level HSE sequence reads (see Appendix part C)

```
# buffer (P) #
*[[ $ci$ ]; $co+$ ; [ $\bar{q}i$ ]; $qo+$ ; [ $\bar{c}i$ ]; $co-$ ; [ $qi$ ]; $qo-$ ].
```

C finishes before the request to the second stage has even been acknowledged (i.e., $[q_i]$). In fact, as $[q_i]$ is from the end of the previous cycle, only the first of Q 's four phases overlaps with C . Hence, buffer provides a slack of three-quarters.

Compiling buffer's HSE into PRS (see Appendix part C) yielded the circuit shown in Fig. 11(a). co goes high as soon as ci becomes high, provided qo is low. co becoming high will make qo go high, provided qi is low. And a high qo will clear co after ci goes back down. With co low, qi becoming high is all that is required to clear qo . Essentially, this circuit is just two serially connected C-elements, like those used to control the address-latch (see Fig. 10).

For the second stage, data latch, we made the port B it uses to communicate with buffer passive as well as the port V it uses to communicate with the array (see Section II-C). Port V must be passive to make it possible for $DMX(b, x)$ to initiate the parallel write. Latch's reshuffled bit-level HSE sequence reads (see Appendix part C)

```
# data latch (M) #
*[[bi];bo+;[vi];vo+;[~bi];bo-;[~vi];vo-].
```

V starts when B is halfway, hence, the latch provides a slack of half. This amount is clearly sufficient, since buffer only needs to see $bo+$, which corresponds to its $[q_i]$, to complete its C communication. The buffer can even get halfway through its next C communication, but it must wait for $bo-$ to happen, which corresponds to its $[q_i]$, to proceed to completion. Thus, the buffer can complete a second C communication while V is only halfway—before even the write-request has been cleared (i.e., $[v_i]$). Consequently, this reshuffling gives us a half-cycle more slack than we need.⁵

Compiling the latch's HSE into PRS (see Appendix part C) yielded the circuit shown in Fig. 11(b). bo goes high as soon as bi becomes high, provided vi is low. Now vi must become high before bo can drive vo high. When bi becomes low it cannot clear bo unless vo is high. When that happens, and bo is cleared, vi also must become low before vo is cleared. This sequencing ensures that data cannot be overwritten before it is read—even though clearing bo enables new data to be presented. Inactive cells require extra care, as explained in Appendix part C.

Finally, to implement $ROW(x)$ [see Fig. 5(b)], we made its R and C ports both passive and made its P_k ports active (see Section II-C). The reshuffled bit-level HSE for the row reads (see Appendix part D)

```
# row cell (R) #
*[[ri&ci];po+;[pi];ro+;[~ri&~ci];po-;
[~pi];ro-]
```

where we treat ci as data that arrives on R . Thus, there is no need for a separate acknowledge for C ; ro acknowledges the latch as well as the decoder. Compiling this HSE into PRS (see

⁵The receiver will hang if the same column address appears thrice, because, while the first goes in the latch and the second is held in the buffer, there is nowhere to put the third; the address-latch provides less than a half-cycle.




Fig. 11. Column buffer [P] and data latch [M]. (a) Interfaces column decoder (ci, co) with data latch (qo, qi). (b) Interfaces column buffer (bi, bo) with array (vo) and row decoder's C-element (vi). The zero-tag indicates that the inverter's output is forced low during reset; this clears the pipeline.




Fig. 12. Event-recipient interface [R] and acknowledge-OR. (a) Interfaces data latch (ci, ro) and row decoder (ri, pi) with event-recipient (po, pi). (b) Broadcasts a request li , to all n ports and ORs their acknowledges $r1i, r2i, \dots, rni$, together to create a single lo .

Appendix part D) yielded the circuit shown in Fig. 12(a)—a C-element (the staticizer was eliminated to save area). po goes high when ri and ci are both low, and it goes low when they are both high. Thus, the cell makes sure its row select and column data lines are both clear before clearing po , its request. Then, it simply copies pi , the acknowledge, to ro .

We combine $ROW(x)$'s bit-level acknowledges to generate a single acknowledge for that row using the staticized wired OR gate shown in Fig. 12(b). This gate produces an output when at least one cell acknowledges. Nevertheless, the remaining cells have sufficient time to read the column data, as the row-spanning wired OR line is slow due to its large capacitance. The OR gate's output, lo , is cleared when all the cells' acknowledges are clear. Until this is the case, li cannot clear lo because the pFET is sized to be weaker than the nFETs.

IV. SUMMARY AND CONCLUSION

We have described an address-event receiver that writes all events destined for a particular row in parallel. While these events are being written, it decodes the next burst's column addresses, in preparation for the next parallel write. Bursts consist of a sequence of addresses: one for the row and additional ones for the column of each active cell in that row, plus a termination signal. They are communicated using a three-wire handshake: a row request, a column request, and a common acknowledge. In return for the extra request line, input pads are cut by 50% without sacrificing throughput as the row address is not repeated.

In terms of cell area, the cost of the parallel-write design is practically the same as prior receiver designs. Prior designs require a four-transistor NAND gate to combine the row- and column-select signals (this can be reduced to three if an NMOS-style design is used [22]), similar to our four-transistor C-element [see Fig. 12(a)]. They require an additional transistor to pull down the acknowledge line, similar to our staticized wired-OR [see Fig. 12(b)]. However, we made our design efficient by eliminating the staticizer, which would have added four more transistors. It is acceptable to cut corners here because the output is in the high-impedance state (i.e., $_ri \neq _ci$) only briefly. Thus, the increased throughput and scalability parallelism offers [20] is attained at no cost in hardware.

We also illustrated how to synthesize an asynchronous implementation starting from a high-level specification by way of a concrete example. The result was six asynchronous logic circuits that, together, can be used to implement a burst-mode word-serial address-event receiver of any desired size. These circuits include an improved decoder that eliminates glitches by using dual-rail encoding. We have laid out a library of cells (in MOSIS DEEP_SUBM rules) for these circuits and written a silicon compiler to tile them to fit any desired pixel or array size. Thus far, this tool has successfully compiled receivers for three generations of chips, fabricated in 0.6-, 0.4-, and 0.25- μm technology [20].

APPENDIX LOGIC SYNTHESIS

When compiling HSE into PRS, we perform two passes. On the first pass, we make the wait before an action the guard for its production rule. For example, $\#[[pi]; po+; [\tilde{pi}]; po-]$, the passive port's sequence, is realized by the set $\{pi \rightarrow po+, \tilde{pi} \rightarrow po-\}$, which is implemented by a wire. On the second pass, we strengthen guards that can become true at some other point in the sequence by ANDing with another boolean variable. If all signals are in exactly the same state at these two points, we add a state variable to distinguish them, setting it after we pass the first point and clearing it after we pass the second point, or vice versa.

For example, the CHP process $\#[P; A]$, where P is passive and A is active, could be augmented with the state variable s as follows:

```
*[[pi]; po+; [\tilde{pi}]; s+; po-;
ao+; [ai]; s-; ao-; [\tilde{ai}]].
```

s 's state now distinguishes the point where P ends and A begins from the point where A ends and P repeats. Alternatively, the ambiguous state can be eliminated if we begin A before P ends. For instance

```
*[[pi]; po+; ao+; [ai]; [\tilde{pi}]; po-; ao-; [\tilde{ai}]]
```

which we used for the decoder (see $\#\text{pipeline}(E)\#$ in Section III-B and Fig. 10), is unambiguous. This reshuffling, if acceptable, is cheaper to implement, as it does not require a state variable.

We can often avoid adding state variables by reshuffling sequences in this way, provided the change in sequencing is benign. When compiling such sequences into PRS, multiple preceding waits are ANDed together (e.g., $\tilde{ai}\&pi \rightarrow po+$) and preceding actions become guards too (e.g., $po \rightarrow ao+$). Another goal of reshuffling is symmetry: clearing signals in the same order that you set them. Such symmetry makes the signals that appear in the pull-up and the pull-down the same. This duplicity usually results in a simpler implementation, as the pull-up is disabled when the pull-down is active, and vice versa.

It is sometimes possible to convert a state-holding gate into a combinational one, thereby avoiding the need for a staticizer. That is, to make the gate's pull-up ($u \rightarrow b+$) and pull-down ($d \rightarrow b-$) complementary ($d = \tilde{u}$). Such conversion is typically done by ORing terms with the pull-up (u) and ANDing terms with the pull-down (d), or vice versa. For example, $\{a \rightarrow c-, \tilde{b} \rightarrow c+\}$ requires a staticizer, since $a = \tilde{(\tilde{b})}$ is not an identity. However, $\{a\&b \rightarrow c-, \tilde{a}\tilde{b} \rightarrow c+\}$ is combinational, since $a\&b = \tilde{(\tilde{a}\tilde{b})}$ is an identity. In fact, that is a NAND gate. These added terms must have a benign effect, such that $u|w = u$ at all points in the sequence, where u is the original guard and w is the weakening term.

A. Demux

Making DMX's A port passive and its R and C ports active (see Section III-A) yielded these HSE sequences for the three-to-four-wire converter

```
*[[ari]; ao+; ro+; [ri]; [\tilde{ari}]; ao-; ro-; [\tilde{ri}]]
\#[[aci]; ao-; [\tilde{aci}]; ao+; co+; [ci]; co-; [\tilde{ci}]]
```

where two-phase handshakes communicate the row address and the end-of-burst signal (ϕ) on A and on R . To avoid storing the addresses locally, we moved the R communications into the middle of the A communications. This way, $ro+$ occurred immediately after $[ari]$, passing on the address immediately. And $ao+$ did not occur until $[ri]$, stalling till the address was read. Downward transitions follow the same sequence. We reshuffled the column-address communications in the same way, even though the second halves of these handshakes are meaningless. Thus, we obtained the sequences presented in Section III-A ($\#\text{demux}(U)\#$).

We compiled these reshuffled sequences into the following PRS:

```
ari->ro+   ari&\tilde{aci}->co+   ri&\tilde{ci}->ao+
ari->ro-   \tilde{ari}|_aci->co-   \tilde{ri}|ci->ao-.
```

We strengthened the guard for *coscriptstyle+* with *ari*, otherwise, it would fire at start-up, before we have the chance to set *_aci* high. We weakened the complementary guard to make the gate combinational. The corresponding circuit is shown in Fig. 8.

B. Delay

To delay delivering row addresses directed to DMX's *R* port to the row decoder until the burst ends (see Section III-A), our initial choice for an HSE sequence was

```
*[ [gi];go+; [~gi];go-;po+; [pi];po-; [~pi]
```

which has an active input port *G* and an active output port *P*. However, we postponed *go-* to avoid creating an ambiguous state, which would have required us to introduce a state variable. However, *go-* must occur before *po-*, otherwise, another ambiguous state would occur. We also postponed *[~pi]* as long as we could to maximize the time we have to decode the address and write data to that row. Relocating this wait to just before *po+* occurs in the next cycle gave us the reshuffling presented in Section III-A (*#delay(D)#*).

In compiling the reshuffled HSE, we introduced a local variable, *u*, that is cleared when *gi* becomes false and set when *go* becomes false. Hence, the sequence we implemented was

```
*[ [gi];go+; [~gi];u-; [~pi];po+; [pi];go-;
u+;po-].
```

The following PRS resulted:

```
~po&gi->go+   go&~gi->u-   ~u&~u->po+
po&pi->go-   gi|~go->u+   u->po-.
```

We strengthened the guard of *u-* with *go* to disable it when *u+* fired. And we weakened the guard of *u+* to make the gate combinational. Notice that introducing *u* avoids a three-transistor chain in *po*'s pull-up, which would compromise performance. The corresponding circuit is shown in Fig. 9.

C. Buffered Data Latch

Making LTH's *C* input port passive and its *V* output port also passive (see Section III-C) yielded the following bit-level HSE sequence:

```
*[ [ci];co+; [~pipi];co-;
[vi];vo+; [~vi];vo-].
```

We introduced an intermediate communication in order to obtain more slack, and thereby expanded this sequence into two concurrent processes

```
*[ [ci];co+; [~ci];co-;qo+; [qi];qo-; [~qi]]
*[ [bi];bo+; [~bi];bo-; [vi];vo+; [~vi];vo-]
```

where the intermediate communication is called *Q* in the first process and called *B* in the second one (i.e., the active *Q* port is tied to the passive *B* port).

Reshuffling the first process gave us the HSE sequence presented in Section III-C (*#buffer(P)#*). Specifically, we advanced *qo+* to the middle of *C* to eliminate the ambiguous state created by returning to the initial state halfway through the sequence. We restored symmetry by postponing *[~qi]* to the next cycle, placing it immediately before *qo+*'s new location. Reshuffling the second process gave us the other HSE sequence presented in Section III-C (*#data-latch(P)#*). All we did was to postpone the second half of *B* to the middle of *V*.

We compiled the reshuffled buffer sequence into the following PRS:

```
~qo&ci->co+   co&~qi->qo+
qo&~ci->co-   ~co&qi->qo-.
```

The corresponding circuit is shown in Fig. 11(a).

We compiled the reshuffled data-latch sequence into the following PRS:

```
~vi&bi->bo+   bo&vi->vo+
vo&~bi->bo-   ~bo&~vi->vo-.
```

We guarded *bo+* with *~vi* instead of *~vo* to prevent inactive cells from setting *bo* after *vi* becomes high. Otherwise, *bo+* would fire when *bi* becomes true, since *~vo* is true for inactive cells. It would be followed by *vo+*, since *vi* also is true. Thus, the next burst's events would end up in the row that the current burst is being written to. Using the global signal, *vi*, instead of the local signal, *vo*, prevents this scenario, postponing *bo+* in inactive cells until the on-going write is completed, at which point *vi* becomes false. The corresponding circuit is shown in Fig. 11(b).

However, blocking *bo+* with *vi* may also lock out the last event in the current burst. Since the pipelined column decoder provides almost half-a-cycle of slack, the three-to-four-wire converter's *C* communication finishes while the buffer's *C* communication is only halfway through (see Fig. 6). That is, the converter issues *ro-* at the same time buffer issues *qo+*, which corresponds to *data-latch*'s *bi* (see Section III-C). As *ro-* triggers the row-address-delay block to issue the write-request (i.e., *vi* above), correct operation requires sufficient delay to ensure *bi* becomes true first. Fortunately, this timing assumption is easily satisfied, as the buffer-to-data latch path involves just one channel, while the other path involves several, and includes signaling off-chip.

D. Row Cell

Making ROW's *R* and *C* ports passive and its *P* port active yielded this bit-level HSE sequence

```
*[ [ri];ro+; [ci];co+; [~ci];co-;
po+; [pi];po-; [~pi]; [~ri];ro-]
```

where two-phase handshakes implement the pair of *R* communications (see ROW(x) in Section II-C). We chose to ran *C* in

lock-step with R , which made co redundant. And we moved the first and second halves of P to the middle of the first and second R communications, respectively. Keeping $ro-$ at the end guaranteed mutual exclusion. Hence, we obtained the sequence presented in Section III-C ($\#row-cell(R)\#$).

We compiled the reshuffled sequence into the following PRS:

```
ri&ci->po+   pi->ro+
~ri&~ci->po-  ~pi->ro-
```

The corresponding circuit is shown in Fig. 12(a).


ACKNOWLEDGMENT

The author would like to thank K. Zaghoul for reviewing the design and K. Hynna for invaluable help simulating and refining it. He would also like to thank one of the anonymous reviewers for his/her comments, which markedly improved the paper.

REFERENCES

- [1] M. Mahowald, *An Analog VLSI Stereoscopic Vision System*. Boston, MA: Kluwer Academic, 1994.
- [2] K. A. Boahen, "The retinomorphic approach: Pixel-parallel adaptive amplification, filtering, and quantization," *Analog Integr. Circuits Signal Process.*, vol. 13, pp. 53–68, 1997.
- [3] E. Culurciello, R. Etienne-Cummings, and K. A. Boahen, "A biomorphic digital image sensor," *IEEE J. Solid-State Circuits*, vol. 38, pp. 281–294, Feb. 2003.
- [4] J. Kramer, "An on/off transient imager with event-driven asynchronous read-out," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 2, 2002, pp. II-165–II-168.
- [5] J. Lazzaro, J. Wawrzyniec, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," *IEEE Trans. Neural Networks*, vol. 4, pp. 523–528, May 1993.
- [6] S. P. DeWeerth, G. N. Patel, M. F. Simoni, D. E. Schimmel, and R. L. Calabrese, "A VLSI architecture for modeling intersegmental coordination," in *Proc. 17th Conf. Advanced Research in VLSI*, 1997, pp. 182–200.
- [7] C. M. Higgins and C. Koch, "Multi-chip motion processing," in *Proc. Conf. Advanced Research in VLSI*, vol. 20, 1999, pp. 309–322.
- [8] W. Yang, "A wide-dynamic range low-power photosensor array," in *Proc. Int. Solid-State Circuits Conf.*, vol. 37, 1994, p. 230.
- [9] B. Fowler, A. E. Gamal, and D. Yang, "A cmos area image sensor with pixel-level A/D conversion," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC'94)*, vol. 37, San Francisco, CA, 1994, pp. 226–227.
- [10] L. G. McIlrath, "A low-power low-noise ultrawide-dynamic-range cmos imager with pixel-parallel A/D conversion," *IEEE J. Solid-State Circuits*, vol. 36, pp. 846–853, May 2001.
- [11] A. Murray and L. Tarassenko, *Analogue Neural VLSI: A Pulse Stream Approach*. London, U.K.: Chapman and Hall, 1994.
- [12] W. Maass and W. B. C. M., Eds., *Pulsed Neural Networks*. Boston, MA: MIT Press, 1999.
- [13] K. A. Boahen, "A burst-mode word-serial address-event link—I: Transmitter design," *IEEE Trans. Circuits Syst. I*, vol. 51, pp. 1269–1280, July 2004.

- [14] M. Sivilotti, "Wiring considerations in analog VLSI Systems, with application to field-programmable networks," Ph.D. dissertation, Dept. Comp. Sci, California Inst. of Technol., Pasadena, CA, 1991.
- [15] A. Mortara, E. Vittoz, and P. Venier, "A communication scheme for analog VLSI perceptive systems," *IEEE J. Solid-State Circuits*, vol. 30, pp. 660–669, June 1995.
- [16] A. Abusland, T. S. Lande, and M. Hoviv, "A VLSI communication architecture for stochastically pulse-encoded analog signals," in *Proc. IEEE Int. Symp. Circuits and Systems*, vol. 3, May 1996, pp. 401–404.
- [17] J. G. Elias, "Artificial dendritic trees," *Neur. Comput.*, vol. 5, pp. 648–663, 1993.
- [18] S. R. Deiss, R. J. Douglas, and A. M. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems," in *Pulsed Neural Networks*, W. Maass and W. B. C. M., Eds. Boston, MA: MIT Press, 1999, ch. 6, pp. 157–178.
- [19] J. P. Lazzaro and J. Wawrzyniec, "A multi-sender asynchronous extension to the address-event protocol," in *Proc. 16th Conf. Advanced Research in VLSI*, 1995, pp. 158–169.
- [20] K. A. Boahen, "A burst-mode word-serial address-event link—III: Analysis and test results," *IEEE Trans. Circuits Syst. I*, vol. 51, pp. 1292–1300, July 2004.
- [21] A. Martin, "Programming in VLSI: From communicating processes to delay-insensitive circuits," in *Proceedings of UT Year of Programming Institute on Concurrent Programming*. Reading, MA: Addison-Wesley, 1990, pp. 1–64.
- [22] K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," *IEEE Trans. Circuits Syst. II*, vol. 47, pp. 416–434, May 2000.
- [23] —, "Retinomorphic vision systems II: communication channel design," in *Proc. IEEE Int. Symp. Circuits and Systems*, May 1996, pp. 14–17.
- [24] —, "Communicating neuronal ensembles between neuromorphic chips," in *Neuromorphic Systems Engineering: Neural networks in Silicon*, T. S. Lande, Ed. Boston, MA: Kluwer Academic, 1998, ch. 11, pp. 229–262.
- [25] I. E. Sutherland, "Micropipelines," *Commun. ACM*, vol. 32, no. 6, pp. 720–738, 1989.



Kwabena A. Boahen received the B.S. and M.S.E. degrees in electrical and computer engineering from The Johns Hopkins University, Baltimore, MD, in the concurrent masters-bachelors program, both in 1989, and the Ph.D. degree in computation and neural systems from the California Institute of Technology, Pasadena, in 1997.

He is an Associate Professor in the Bio-engineering Department at the University of Pennsylvania, Philadelphia, where he holds a secondary appointment in electrical engineering.

His current research interests include mixed-mode multichip VLSI models of biological sensory and perceptual systems, and their epigenetic development, and asynchronous digital interfaces for interchip connectivity.

Dr. Boahen was awarded a Packard Fellowship in 1999, a National Science Foundation CAREER Grant in 2001, and an Office of Naval Research YIP Grant in 2002. He is a member of Tau Beta Kappa and has held a Sloan Fellowship for Theoretical Neurobiology at the California Institute of Technology.