Departmental Papers (BE)

Document Type

Conference Paper

Date of this Version

May 2003

Comments

Copyright 2003 IEEE. Reprinted from Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS 2003), Volume 4, pages IV-800 - IV-803.
Publisher URL: http://ieeexplore.ieee.org/xpl/tocresult.jsp?isNumber=27140&page=13

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Pennsylvania's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Abstract

This paper describes an address event representation (AER) transceiver chip that accepts 2D images and produces 2D output images equal to the input filtered by even and odd symmetric orientation selective spatial filters. Both input and output are encoded as spike trains using a differential ON/OFF representation, conserving energy and AER bandwidth. The spatial filtering is performed by symmetric analog circuits that operate on input currents obtained by integrating the input spike trains, and which preserve the ON/OFF representation. This chip is a key component of a multi-chip system we are constructing that is inspired by the visual cortex. We present measured results from a 32 x 64 pixel prototype, which was fabricated in the TSMC0.25 μm process on a 3.84mm by 2.54mm die. Quiescent power dissipation was 3mW.

Share

COinS
 

Date Posted: 10 November 2004

This document has been peer reviewed.